

COMP4601 Project B Demonstration Plan

Brief Objective

This demonstration shows the end-to-end operation of a hardware-accelerated LeNet-5 CNN on the AMD Kria KV260 FPGA, and quantifies the gains achieved through a three-stage optimisation methodology. Observers will be able to verify both correct output (classification results) and measured performance (latency and profiling data) for the software baseline and each acceleration step, using the same network and the same workload throughout.

Materials Checklist

Board and connections:

- Kria KV260 powered on and booted
- SSH access confirmed to 10.42.0.132 (petalinux@)
- Ethernet cable connected between laptop and board

Files on the board (verify with ls before the demo):

- `lenet5_host` binary in `/home/petalinux/`
- `lenet5.bin` bitstream (full-accel, FC ×16 build) in `/home/petalinux/`
- Pre-built V0, V1, V2 `.bin` files if running profiling comparison on-board, or pre-captured terminal output screenshots as fallback

Files on the demo laptop:

- `draw_demo_app.py` present and tested (Python + Pillow + tkinter installed)
- SSH key or password ready so SCP doesn't prompt mid-demo

Pre-opened on screen before observers arrive:

- `draw_demo_app.py` running and showing the canvas
- Terminal window with SSH session to the board already active

Part 1: Live Inference

Goal: Show the HW and SW paths producing matching predictions on a hand drawn digit, and show the latency difference between them.

Setup (pre-demo)

- Board powered on, bitstream loaded (`sudo xmutil loadapp lenet5`), SSH verified.
- `draw_demo_app.py` open and running on the demo laptop (connected to board at `10.42.0.132`).
- Board running the **full-accel** build (`lenet5_full_accel`).

Steps

1. **Draw a digit** on the canvas (e.g. "3", "7"). Show the raw canvas on screen.
2. **Click "Classify Hardware"**.
 - App SCPs the 28×28 pixel text file to the board and calls `lenet5_host -x lenet5.bin -i live_digit.txt`.
 - Terminal output appears in the Hardware panel: predicted digit, confidence bar chart, and FPGA inference time (μ s).
 - *Expected: correct prediction, $\sim 300 \mu$ s FPGA time reported.*
3. **Click "Classify Software"**.
 - App calls `lenet5_host -x lenet5.bin -s live_digit.txt` (ARM software path on the same binary).
 - Terminal output appears in the Software panel: same predicted digit, same confidence scores, but ARM inference time ($\sim 20000 \mu$ s baseline order).
 - *Both panels should agree on the digit showing demonstrating result correctness.*
4. **Repeat with a few more digits.**

Note: Single image runs are always a 'cold start'. They have a new process opening the device and loading the kernel just for one image, so they appear to run a bit slower than our batch-average number, which is measured across 100 images once everything's already set up. Both simply measure slightly different things: one-shot latency vs. sustained throughput.

Part 2: Profiling Comparison

Goal: Walk through terminal output from all three versions of the full LeNet-5 implementation to show measurable, stepwise speedup and unchanged accuracy.

The Three Versions

Version	Description	Latency	Speedup (compared to sw)
V0 lenet5_unoptimised	Baseline: sequential, no HLS pragmas	~6700 μ s	~1.72 $\times$
V1 lenet5_conv_accel	Conv layers accelerated (fixed-point + adder tree)	~2300 μ s	~7.77 $\times$
V2 lenet5_full_accel	Conv + FC accelerated (FC unroll $\times 16$) best deployable	~168 μ s	~114.87 $\times$

Steps

1. **Run V0 (baseline) on 100 MNIST test images:**

```
sudo xmutil unloadapp && sudo xmutil loadapp lenet5 && ./lenet5_host -x lenet5.bin
```

- **100% accuracy**, ~6700 μ s per image, II=9 bottleneck on conv and FC visible in HLS report.

2. **Run V1 (conv-only acceleration) on 100 images:**

```
sudo xmutil unloadapp && sudo xmutil loadapp lenet5ca && ./lenet5ca_host -x lenet5ca.bin
```

- **100% accuracy maintained**, latency drops to ~2300 μ s (7.77 $\times$).
- Highlight: accelerating conv alone capped the gain because FC1 was still the bottleneck.

3. **Run V2 (full acceleration, FC $\times 16$) on 100 images:**

```
sudo xmutil unloadapp && sudo xmutil loadapp lenet5fa && ./lenet5fa_host -x lenet5fa.bin
```

- **100% accuracy maintained**, latency drops to ~168.5 μ s (114.87 $\times$).
- Highlight: spending the remaining LUT budget on the FC bottleneck, not more conv parallelism, was the right decision. V3 (max conv unroll) used 109% LUT and couldn't be placed, for only a 1.2 $\times$ gain over V2.

